

# **JEDEC STANDARD**

---

## **300 mV Interface**

---

## **JESD8-28**

**JUNE 2015**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2015  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



## 300mV Interface Standard

(From JEDEC Board Ballot JCB-15-11, formulated under the cognizance of the JC-16 Committee on Interface Technology.)

---

### 1 Scope

---

This standard is to define and interface with a CMOS rail to rail signal that uses a 300 mV signal swing. This specification defines the maximum signaling rate, the signal levels, overshoot and undershoot limits, and the maximum input capacitance.

This interface is useful in short distance applications, typically of less than 5 mm. An important application of this interface is for in-package, die-to-die interconnection. In-package applications may also take advantage of reduced ESD (Electro-Static Discharge) tolerance requirements.

This interface may be used in both logic to memory and logic to logic applications. The memory used may be either volatile or non-volatile.

This specification only defines interface parameters. The function and interconnection of other parts of the devices is to be defined elsewhere.

## 2 Standard specifications

### 2.1 RECOMMENDED DC operation conditions

**Table 1 — Recommended DC operation conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage for Driver / Receiver	$V_{DDQ}$	0.285	0.3	0.315	V
Receiver Reference Voltage	$V_{REF}$	$0.45 * V_{DDQ}$	$0.5 * V_{DDQ}$	$0.55 * V_{DDQ}$	V

### 2.2 $V_{DDQ}$ tracking with internal logic voltage $V_{DD}$

At any time, the internal logic voltage  $V_{DD}$  should be equal or larger than  $V_{DDQ}$ .

### 2.3 Input capacitance definitions

**Table 2 — Input capacitance definitions**

Symbol	Parameter	Up to 2 Gbps		Units	Notes
		Min	Max		
$C_{in}$	Pad Capacitance – for all Input pins	-	0.4	pF	
$C_{io}$	Pad Capacitance – for BiDi pins	-	0.4	pF	

### 2.4 Signal levels for input signals<sup>1</sup>.

**Table 3 — Recommended operational signal voltage level specification**

Parameter	Symbol	Min	Max	Unit*
Input High Voltage	$V_{IH}$	$0.70 * V_{DDQ}$	$V_{DDQ} + 0.2$	V
Input Low Voltage	$V_{IL}$	-0.2	$0.30 * V_{DDQ}$	V
* ALL SIGNAL LEVELS ARE REFERENCED TO $V_{SSQ}$ .				

<sup>1</sup> Input signals include both Uni and BiDi signals.

## 2 Standard specifications (cont'd)

### 2.5 Receiver mask for input signals

Maximum input receiver mask will be a rectangular box shape between  $V_{IH}$  and  $V_{IL}$  and 45% of UI.

NOTE A UI is *Unit Interval* of time needed to send one data bit, as  $1 / (\text{data rate})$  or  $1 / (\text{data frequency} * 2 \text{ for DDR signal})$ .

### 2.6 Slew rate for input signals

Minimum Input Slew rate when operating up to 2 Gbps will be 1 V/ns.

### 2.7 Overshoot/Undershoot conditions for input signals

Table 4 — Overshoot/Undershoot conditions for input signals

Parameter	Up to 2 Gbps	Units
	Max	
Maximum peak amplitude allowed for overshoot area (see Figure 1)	0.3	V
Maximum peak amplitude allowed for undershoot area (see Figure 1)	0.3	V
Maximum area above $V_{DDQ}$ (see Figure 1)*	0.1	V-ns
Maximum area below $V_{SSQ}$ (see Figure 1)*	0.1	V-ns
* Max/Min area is only for 2 Gbps		




Figure 1 — Overshoot and Undershoot Definition







---

Standard Improvement Form

JEDEC **JESD8-28**

---

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10<sup>th</sup> Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

***JEDEC***<sup>®</sup>

The JEDEC logo is centered on the page. It features the word "JEDEC" in a bold, italicized, dark brown sans-serif font. A registered trademark symbol (®) is located at the end of the word. Below the text is a thick, dark red horizontal line that starts under the 'J' and extends to the right, ending under the 'C'.